The Semiconductor Integrated Circuits Layout-Design Act, 2000
Section 19. Registration to be prima facie evidence of validity.
(1) In all legal proceedings relating to a layout-design registered under this Act (including application under section 30), the original registration of the layout-design and all subsequent assignments and transmissions of layout-design shall be prima facie evidence of the validity thereof.
(2) In all legal proceedings as aforesaid, a registered layout-design shall not be held to be invalid on the ground that it was not a registerable layout-design under section 7 except upon evidence of originality and that such evidence was not submitted to the Registrar before registration.
Source: IndiaCode Portal, Legislative Department, Ministry of Law and Justice, Government of India. Open on India Code Check against the official text before relying on it.
Cases citing this section
No order or office report we hold cites this section yet.
Source: Order and office-report PDFs whose text cites the section, read by rule (document_citations); each case through its orders and office reports that carry the PDF